

CALL FOR PAPERS

ISLPED 2019

INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN

<http://www.islped.org>



Lausanne, Switzerland

July 29 – 31, 2019

Information:

islped2019@gmail.com

Follow us on Twitter: [@islped](#)

Organizing Committee and Symposium Officers:

General Co-Chairs

Andreas Burg, EPFL

andreas.burg@epfl.ch

Saibal Mukhopadhyay, Gatech

sibal@ece.gatech.edu

Matthew Ziegler, IBM

zieglerm@us.ibm.com

Program Co-Chairs

David Atienza, EPFL

david.atienza@epfl.ch

Qinru Qiu, Syracuse Univ.

qinru.qiu@gmail.com

Chris Nicol, Wave Computing

chris@wavecomp.com

Local Arrangements

Marina Zapater, EPFL

marina.zapater@epfl.ch

Treasurer

Laura Pozzi, USI

laura.pozzi@usi.ch

Publication Chair

Giovanni Ansaloni, USI

giovanni.ansaloni@usi.ch

Web/Registration Chair

Akshitha Sriraman, UMICH

akshitha@umich.edu

Publicity Co-Chairs

Davide Rossi, UNIBO

Adam Teman, Bar-Ilan Univ.

Anupam Chattopadhyay, NTU

Design Contest Chair

Pascal Meinerzhagen, INTEL

pascal.a.meinerzhagen@intel.com

1. Technology, Circuits, and Architecture	2. CAD, Systems, and Software
1.1. Technologies Low-power technologies for device, interconnect, logic, memory, 2.5/3D, cooling, harvesting, sensors, optical, printable, biomedical, battery, and alternative energy storage devices.	2.1. CAD Tools and Methodologies CAD tools and methodologies for low-power and thermal-aware design addressing power estimation, optimization, reliability and variation impact on power, and power-down approaches at all levels of design abstraction: physical, circuit, gate, register transfer, behavior, and algorithm.
1.2. Circuits Low-power digital circuits for logic, memory, reliability, clocking, power gating, resiliency, near-threshold and sub-threshold, variability, and digital assist schemes; Low-power analog/mixed-signal circuits for wireless, RF, MEMS, AD/DA Converters, I/O, PLLs/DLLs, imaging, DC-DC converters, and analog assist schemes.	2.2. Systems and Platforms Low-power, power-aware, and thermal-aware system design including data-center power delivery and cooling, Platforms for SoCs, embedded systems, approximate and brain-inspired computing, Internet-of-Things (IoT), wearable computing, body-area networks, wireless sensor networks, and system-level power implications due to reliability and variability.
1.3. Logic and Architecture Low-power logic and microarchitecture for SoC designs, processor cores (compute, graphics and other special purpose cores), cache, memory, arithmetic/Signal processing, cryptography, variability, asynchronous design, and non-conventional computing.	2.3. Software and Applications Energy-efficient, energy-aware, and thermal-aware software and application design including scheduling and management, power optimizations through HW/SW interactions, and emerging software low-power applications.
3. Industrial Design Track	
ISLPED'19 solicits papers for an "Industrial Design" track to reinforce interaction between the academic research community and industry. Industrial Design track papers have the same submission deadline as regular papers and should focus on similar topics, but are expected to provide a complementary perspective to academic research by focusing on challenges, solutions, and lessons learnt while implementing industrial-scale designs. Industrial design papers that focus on any of the topics mentioned in the tracks above are welcome.	

Submissions on new topics: emerging technologies, architectures/platforms, and applications are particularly encouraged.

Technical Paper Submission Deadlines: Abstract registration by March 4th, 2019, at 11:59pm PST (extended)

Full paper due by March 11th, 2019, at 11:59pm PST (extended)

Invited Talk, Panel, and Embedded Tutorial Proposals Deadline: April 15, 2019

Notification of Paper Acceptance: May 13, 2019

Submission of Camera-Ready Papers: June 10, 2019

Submissions should be full-length papers of **up to 6 pages** (PDF format, double-column, US letter size, using the IEEE Conference format, available at <https://www.ieee.org/conferences/publishing/templates.html>) including all illustrations, tables, references, and an abstract of no more than 250 words. **Submissions must be anonymous.** Submissions exceeding 6 pages or identifying the authors, either directly or through explicit references to their prior work, will be automatically rejected. More information about paper submission can be found at <http://www.islped.org>.

Submitted papers must describe original work that has not been published/accepted or currently under review by another journal, conference, symposium, or workshop. Accepted papers will be submitted to the IEEE Xplore Digital Library and the ACM Digital Library. ISLPED'19 will present two Best Paper Awards based on the ratings of reviewers and a panel of judges.

ISLPED also features a Low Power Design Contest with live demonstrations and awards. Submissions are due on March 3rd, 2019. For details see the separate call for design contest participation available on the conference web page.

There will be several invited talks by industry and academic thought leaders on key issues in low power electronics and design. The Symposium may also include embedded tutorials to provide attendees with the necessary background to follow recent research results, as well as panel discussions on future directions in low power electronics and design. Proposals for invited talks, embedded tutorials, and panels should be sent by email to the ISLPED'19 Technical Program Co-Chairs, David Atienza (david.atienza@epfl.ch) and Qinru Qiu (qinru.qiu@gmail.com) by the deadline listed above.

Participants interested in exhibiting at the Symposium should contact the General Co-Chairs by May 1, 2019.